


DataSheet

MT-S836

16 AI (16 Bit, 1 MS/s/ch), 16 AO (16 Bit, 1 MS/s/ch),
40 DIO Multifunction Controller Device



This document contains the specifications for MT-S836. Specifications are typical at 25°C unless otherwise noted.



Caution Using the MT-S836 in a manner not described in this document may impair the protection the MT-S836 provides.

Analog Input

Number of channels	16
ADC resolution	16 bits
Type of ADC	Successive approximation register (SAR)
Input range	$\pm 10V$
Input Voltage Ranges	
Measurement Voltage(AI+ to AI-)	
Minimum(V)	$\pm 10.2V$
Typical(V)	$\pm 10.4V$
Maximum	$\pm 10.6V$
Overvoltage protection	$\pm 30 V$
Conversion time	5 μs minimum
Sample rate	1 MS/s maximum per channel

Table 1. Accuracy

Measurement Conditions		Percent of Reading (Gain Error)	Percent of Range (Offset Error)
Calibrated	Maximum (-40 °C to 70 °C)	0.142%	$\pm 0.070\%$
	Typical (23 °C ± 5 °C)	0.010%	$\pm 0.007\%$

Stability

Gain drift	4.5 ppm/°C
Offset drift	10 $\mu V/^\circ C$
CMRR	120 dB minimum
-3 dB bandwidth	>100 kHz
Input impedance	>1 G Ω
Crosstalk	-90 dB
Total Harmonic Distortion(THD)	-107dB
No missing codes	16 bits
DNL	$\pm 0.5LSB$
INL	$\pm 0.5LSB$

Analog Output

Number of channels	16
DAC resolution	16 bits
Type of DAC	String
Output voltage range	$\pm 10\text{V}$
Current drive	$\pm 10\text{ mA}$ per channel maximum
Output impedance	$1\ \Omega$
Sample rate	1 MS/s maximum per channel

Table 2. Accuracy

Measurement Conditions		Percent of Reading (Gain Error)	Percent of Range (Offset Error)
Calibrated	Maximum (-40 °C to 70 °C)	0.214%	0.075%
	Typical (25 °C, $\pm 5\text{ °C}$)	0.010%	0.007%

Output voltage drift	$5\text{ ppm}/^\circ\text{C}$
Zero-code error drift	$\pm 4\ \mu\text{V}/^\circ\text{C}$
Protection	
Overvoltage	$\pm 30\text{V}$
Short-circuit	Indefinitely
Noise	
Output noise density	$170\ \mu\text{V}/\sqrt{\text{Hz}}$
Output noise	$50\ \mu\text{Vpp}$
Slew rate	$1.8\text{V}/\mu\text{s}$
Crosstalk	76dB
Capacitive drive	1nF
DNL	$\pm 1\text{ LSB}$ maximum
INL (endpoint)	$\pm 12\text{ LSB}$ maximum

Digital I/O

Table 3. Number of Channels

Connector	Number of Channels	Voltage Level
Connector J2	40	3.3V

Compatibility LVTTL, LVCOMS

Logic family Fixed

Voltage level 3.3V

Table 4. Digital Output Logic Levels

Logic Family	Output Low Voltage(VoL)	Output High Voltage(VoH)
	Maximum	Minimum
3.3V	0.3 V	2.4 V

Output impedance 50 Ω

Direction control of digital I/O channels Per Channel

Minimum I/O pulse width 12.5 ns

Minimum sampling period 12.5 ns

Table 5. Digital Input Logic Levels

Logic Family	Input Low Voltage(VIL)	Input High Voltage(VIH)
	Maximum	Minimum
3.3V	0.80 V	2.00 V

Reconfigurable FPGA

FPGA type Kintex-7 325T

Number of flip-flops 407,600

Number of LUTs 203,800

Embedded Block RAM 16,020 kbits

Number of DSP48 slices 840

Processor

CPU	I5-1155G7
Number of cores	4 Cores,8 Threads
CPU frequency	4.5 GHz max
Cache	8 MB

Operating System

Supported operating system	Windows10 or Linux RT
----------------------------	-----------------------

Ethernet Port

Numbers of ports	2
Network interface	10Base-T, 100Base-TX, and 1000Base-T Ethernet

USB Ports

Number of USB 3.0	4
-------------------	---

RS-232 Serial Port

Number of Ports	2
Maximum band rate	115,200 bps

Display Port

Supported Port	VGA and HDMI
----------------	--------------

Memory

Processor memory	8 GB DDR4
Solid-state drive	500 GB

Minimum Power Requirements

Power requirements are dependent on the digital output loads and configuration of the LabVIEW FPGA VI used in your application.

+12 V	3 A
-------	-----

Physical Characteristics

Weight	1,200 g
Dimensions	See end of this document

Safety Voltages

This product is designed to meet the requirements of the following electrical equipment safety standards for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA C22.2 No. 61010-1

CE Compliance

This product meets the essential requirements of applicable European Directives, as follows:

- 2014/35/EU; Low-Voltage Directive (safety)
- 2014/30/EU; Electromagnetic Compatibility Directive (EMC)
- 2014/34/EU; Potentially Explosive Atmospheres (ATEX)

Shock and Vibration

To meet these specifications, you must panel mount the system.

Operating vibration

Random (IEC 60068-2-64)	5 g _{rms} , 10 Hz to 500 Hz
Sinusoidal (IEC 60068-2-6)	5 g, 10 Hz to 500 Hz
Operating shock (IEC 60068-2-27)	30 g, 11 ms half sine; 50 g, 3 ms half sine; 18 shocks at 6 orientations

Environmental

Refer to the manual for the chassis you are using for more information about meeting these specifications.

Operating temperature (IEC 60068-2-1, IEC 60068-2-2)	-40 °C to 70 °C
Storage temperature (IEC 60068-2-1, IEC 60068-2-2)	-40 °C to 85 °C
Ingress protection	IP40
Operating humidity (IEC 60068-2-78)	10% RH to 90% RH, noncondensing Storage
humidity (IEC 60068-2-78)	5% RH to 95% RH, noncondensing Pollution
Degree	2
Maximum altitude	4,000 m

Indoor use only.

Support

MT-Master上手指南:

<https://server.mangotree.cn:9900/WebFile/Downloads/上手指南/MT-Master/>

MT-Master视频教程:

<https://server.mangotree.cn:9900/WebFile/Downloads/视频教程/MT-Master/>



Master上手指南



Master视频教程

MT-RIO上手指南:

<https://server.mangotree.cn:9900/WebFile/Downloads/上手指南/MT-RIO/>

MT-RIO视频教程:

<https://server.mangotree.cn:9900/WebFile/Downloads/视频教程/MT-RIO/>



RIO上手指南



RIO视频教程

MT-Veristand上手指南:

<https://server.mangotree.cn:9900/WebFile/Downloads/上手指南/MT-VeriStand/>

MT-Veristand视频教程:

<https://server.mangotree.cn:9900/WebFile/Downloads/视频教程/MT-VeriStand/>



VeriStand上手指南



VeriStand视频教程

MT-S836 Pinout

Connector J1					
Pin	Definition	Pin	Definition	Pin	Definition
1	AI 0+	22	AI 10-	43	AO 4
2	AI 0-	23	AI 11+	44	AO 6
3	AI 1+	24	AI 11-	45	AO 5
4	AI 1-	25	AI 12+	46	AO 7
5	AI 2+	26	AI 12-	47	AGND
6	AI 2-	27	AI 13+	48	AGND
7	AI 3+	28	AI 13-	49	AO 8
8	AI 3-	29	AI 14+	50	AO 10
9	AI 4+	30	AI 14-	51	AO 9
10	AI 4-	31	AI 15+	52	AO 11
11	AI 5+	32	AI 15-	53	AGND
12	AI 5-	33	AGND	54	AGND
13	AI 6+	34	AGND	55	AO 12
14	AI 6-	35	AGND	56	AO 14
15	AI 7+	36	AGND	57	AO 13
16	AI 7-	37	AO 0	58	AO 15
17	AI 8+	38	AO 2	59	AGND
18	AI 8-	39	AO 1	60	AGND
19	AI 9+	40	AO 3	61	AGND
20	AI 9-	41	AGND	62	AGND
21	AI 10+	42	AGND		

Connector J2					
Pin	Definition	Pin	Definition	Pin	Definition
1	5V	22	DIO 17	43	DIO 36
2	5V	23	DIO 18	44	DIO 37
3	DGND	24	DIO 19	45	DIO 38
4	DGND	25	DGND	46	DIO 39
5	DIO 0	26	DGND	47	DGND
6	DIO 1	27	DIO 20	48	DGND
7	DIO 2	28	DIO 21	49	3.3V
8	DIO 3	29	DIO 22	50	3.3V
9	DIO 4	30	DIO 23	51	DGND
10	DIO 5	31	DIO 24	52	DGND
11	DIO 6	32	DIO 25	53	DGND
12	DIO 7	33	DIO 26	54	DGND
13	DIO 8	34	DIO 27	55	DGND
14	DIO 9	35	DIO 28	56	DGND
15	DIO 10	36	DIO 29	57	DGND
16	DIO 11	37	DIO 30	58	DGND
17	DIO 12	38	DIO 31	59	DGND
18	DIO 13	39	DIO 32	60	DGND
19	DIO 14	40	DIO 33	61	DGND
20	DIO 15	41	DIO 34	62	DGND
21	DIO 16	42	DIO 35		

Note: The voltage level of digital signals is 3.3V in connector J2.

Dimensions:(mm)

